# I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

## DESCRIPTION

M61311SP/M61316SP is Semiconductor Integrated Circuit for CRT Display Monitor. It includes OSD Blanking, OSD Mixing, Retrace Blanking, Video Detector, Sync Separator, Wide Band Amplifier, Brightness Control. Main/Sub Contrast, Video Response Adjust, Ret BLK Adjust, 4ch D/A OUT and OSD level Adjust Function can be controlled by IIC Bus.

# **FEATURES**

**Frequency Band Width** RGB:

Input

OSD:

OSD BLK:
Retrace BLK:
Clamp Pulse:

OSD:

RGB:

### Output

RGB:	5Vp-p
000	(at Brightness less than 2VDC)
OSD:	4Vp-p
Sync OUT:	(at Brightness less than 2VDC) 5Vp-p
Video Det OUT:	High = $4.2$ VDC , Low = $0.7$ VDC

200MHz (M61311SP)

150MHz (M61316SP)

3.5V --- 5.0V (positive)

3.5V --- 5.0V (positive)

2.5V --- 5.0V (positive)

2.5V --- 5.0V (positive)

(4Vp-p at -3dB)

0.7Vp-p (typical)

80MHz

# **STRUCTURE**

**Bipolar Silicon Monolithic IC** 

# APPLICATION

**CRT** Display Monitor

# **RECOMMENDED OPERATING CONDITIONS**

Supply Voltage Range	11.50V 12.50V (V3,V29) 4.75V 5.25V (V11)
Rated Supply Voltage	12.00V (V3,V29)


5.00V (V11)


**MAJOR SPECIFICATION** 

IIC Bus Controlled 3ch Video Pre-Amp with OSD Mixing Function and Retrace Blanking Function.

The difference in the M61311SP/M61316SP is RGB Video Frequency Band Width. M61311SP is 200MHz, M61316SP is 150MHz in conditions RGB Output is 4Vp-p at -3dB.








32 pin plastic SDIP

# I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

		temperature.2	Jucy
Parameter	Symbol	Rating	Unit
Supply voltage (Pin3,29)	Vcc12	13.0	V
Supply voltage (Pin11)	Vcc5	6.0	V
Power dissipation	Pd	2358	mW
Ambient temperature	Topr	-20 +75	deg
Storage temperature	Tstg	-40 +150	deg
Recommend supply 12	Vopr12	12.0	V
Recommend supply 5	Vopr5	5.0	V
Voltage range 12	Vopr'12	11.5 12.5	V
Voltage range 5	Vopr'5	4.75 5.25	V

# ABSOLUTE MAXIMUM RATING (Ambient temperature:25deg)


# THERMAL DERATING (Maximum Rating)





I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

# **BLOCK DIAGRAM**





### I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

### **BUS CONTROL TABLE**

(1) Slave address:																	
D7 D	06	D	05	D4	D3	D	2	D1	R	/W							
1 (	0	(	0	0	1	(	)	0		0	=88	Н					
(2) Slave receiver for	orma	t:	-	-		-	-		-	_		<u> </u>					
Normal mode																	
	8bit				8	bit					8bit						
S SLAVE	E AD	DRES	SS A	5	SUB AD	DRE	SS	А	1	DAT	A BYT	ГЕ	А	Р			
Auto increment mo	de												<u> </u>				
	8bit				8	bit					8bit						
S SLAVE	E AD	DRES	SS A	SUB A	DDRES	SS (0	XH)+10	H A				S=0XH)	А				
8	bit		I		8	bit			(00				<u> </u>				
DATA	on			DATA	0	bit			٦		S	:Start cor	ndition				
(SUB ADDRES	SS=0	)(X+1	)H) A	(SUB A	DDRE	SS=0	(X+2)H)	) A				:Acknowl	•				
(3) Sub address by	te an	d dat	a hyte for	mat <sup>.</sup>							Р	:Stop cor	idition				
					oto hut	o/top	buto fo	rm of	undoru	otort o	onditio	20					
Function	Bit	Sub add	D7	D6		e(iop. )5	byte fo D4	imat	D3	D		D1	D	0			
			A07	A06		05	A04		A03	A0		A01	AC	-			
Main contrast	8	00H	0	0		0	0		0	1							
	_		Δ17	A16		15	A14		A13	0 A1		0 A11	A1				
Sub contrast R	8	01H	0	0		0	0		0	0	)	0	1				
Sub contract C	0	0211	A27	A26	A	25	A24		A23 A		22	A21	A2				
Sub contrast G	8	02H	0	0		0	0		0	0	)	0	1				
Sub contrast B	8	03H	A37	A36	A	35	A34		A33	A3	32	A31	AB	30			
oub contrast B	Ŭ	0011	0	0		0	0		0	0		0	1				
OSD level	7	04H	-	A46		45	A44		A43	A4		A41	A4	-			
			-	0		0	0		0	0		0	1				
RE-BLK Adjust	4	05H	-	-		-	-		A53	A5		A51	A5				
•			-	-	-	-	-		0	0		0	1				
Sharpness control	4		-	-		-	-		A63 0	A6 0		A61 0	A6				
			_	-	_	-	- A64		-	-		-	-				
Sync Sepa SW	1		-	-		-	0		-	-		-	-				
		06H	-	-		65	-		-	-		-	-				
Video Det SW	1		-	-		0	-		-	-		-	-				
	~	1	A67	A66		-	-		-	-		-	-				
TEST MODE	2		0	0		-	-		-	-		-	-				
D/A OUT1	8	07H	A77	A76	A	75	A74		A73	A7	2	A71	A7				
BINGOTT		0/11	0	0		0	0		0	0		0	1				
D/A OUT2	8	08H	A87	A86		85	A84		A83	A8		A81	A8				
	Ľ		0	0		0	0		0	0		0	1				
D/A OUT3	8	09H	A97	A96		95	A94		A93	A9		A91	AS				
						0 AA7	0		0	0	_	0	0		0	1	
D/A OUT4	0/A OUT4 8 0AH			AA6 0		A5 0	AA4 0		AA3 0	AA 0		AA1 0	AA 1				
			0	U		v	U		U	0	' I	0					

\*)pre-data

\*)sub add. 06H

Sync Sepa SW A64 0:Sync Sepa ON 1:Sync Sepa OFF Video Det SW A65 0:Video Det ON 1:Video Det OFF Always set up as A66 and A67 in 0.

For IIC Data, please transfer in the period of Vertical.




# I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

# **IIC BUS CONTROL SECTION SDA, SCL CHARACTERISTICS**

parameter	symbol	MIN	MAX	unit
min. input LOW voltage	VIL	-0.5	1.5	V
max. input HIGH voltage	Vін	3.0	5.5	V
SCL clock frequency	fscl	0	400	KHz
Time the bus must be free before a new transmission can start	tBUF	1.3	-	uS
Hold time start condition After this period the first clock pulse is generated	thd:sta	0.6	-	uS
The LOW period of the clock	tLOW	1.3	-	uS
The HIGH period of the clock	thigh	0.6	-	uS
Set up time for start condition (Only relevant for a repeated start condition)	tSU:STA	0.6	-	uS
Hold time DATA	thd:dat	0	0.9	uS
Set-up time DATA	tsu:dat	100	-	nS
Rise time both SDA and SCL lines	tR	20+0.1Cb	300	nS
Fall time both SDA and SCL lines	tF	20+0.1Cb	300	nS
Set-up time for stop condition	tsu:sto	0.6	-	uS

# TIMING DIAGRAM





## I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

# **ELECTRICAL CHARACTERISTICS** (VCC = 12V, 5V; Ta = 25°C unless otherwise specified)

No. 5 1 2 3	Symbol	parameter	Test	3	2	4	-	_	Inpu	_					CTL						_		CTL (H)		-				Limits		
1 2	Cymbol	parameter		~	-	4	5	7	12	13	14	15	17	18	31	32	00H	01H	02H	03H	04H	05H	06H	07H	08H	09H	0AH				Unit
2			point	12V	R		SonG	В	OSD	OSD	OSD	OSD	RET	CP	ABL	BRT	Main	Sub R	Sub G	Sub B	OSD		Sharp SonG VDE		D/A	D/A	D/A	MIN	TYP	MAX	01110
-	lcc1	5V Circuit current 1	IB	Vcc a	in a	in a	IN a	iN a	BLK	R IN	G IN a	в IN а	вlк	IN b	(∨) 5	(V) 2	cont FF	cont FF	cont FF	cont FF	Adj 00	Adj 00	ness SW SW 08	00	00	00	00T4		6	10	mA
-	lcc2	power save mode 12V Circuit current 2	IA	b	a	a	a	a	a	a	a	a	a	b	5	2	255 FF	255 FF	255 FF	255 FF	0	0 00	8 0 0 08	0 00	0 00	0	0 00		105	130	mA
3		normal mode 5V Circuit current 3		_										-	-		255 FF	255 FF	255 FF	255 FF	0	0 00	8 0 0 08	0 00	0 00	0 00	0 00	-			
4	lcc3	normal mode	IB	b	а	а	а	а	а	а	а	а	а	b	5	2	255	255	255	255	0	0	8 0 0	0	0	0	0	-	4	8	mA
4	Vomax	Output dynamic range	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	5	0.5	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	7.5	9	-	VDC
5	Vimax	Maximum input	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	5	2	46 70	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	1.4	-	-	Vp-p
6	Gv	Maximum gain	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	5	2	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	16	17.5	19	dB
7	∆Gv	Relative maximum gain	-	-	-	-	-	-	-	-	-	-	-	-	-	-	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	0.8	1.0	1.2	-
8	VC1	Main contrast control characteristics 1 (MAX)	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	5	2	C8 200	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	3.3	4	4.7	Vp-p
9	<b>Δ</b> VC1	Main contrast control relative characteristics 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	C8 200	FF 255	FF 255	FF 255	00	00	08 8 0 0	FF 255	FF	FF 255	FF 255	0.8	1.0	1.2	-
10	VC2	Main contrast control characteristics 2 (TYP)	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	5	2	80	FF	FF	FF	00	00	08	FF	255 255	FF 255	255 FF 255	2.3	2.8	3.3	Vp-p
11	∆VC2	Main contrast control	-	-	-		-	-	-	-	-	-	-	-	-	-	128 80	255 FF	255 FF	255 FF	00	0 00	8 0 0 08	255 FF	FF	FF	FF	0.8	1.0	1.2	
12	VC3	relative characteristics 2 Main contrast control	26,28,	b	b	b	а	b	а	а	а	а	а	b	5	2	128 10	255 FF	255 FF	255 FF	0	0 00	8 0 0 08	255 FF	255 FF	255 FF	255 FF		0.55		Vp-p
+	<b>Δ</b> VC3	characteristics 3 (MIN) Main contrast control	30	-	Ŭ	Ŭ	ŭ	5	ŭ	ŭ	ŭ	ŭ	ŭ	5	0	-	16 10	255 FF	255 FF	255 FF	0	0 00	8 0 0 08	255 FF	255 FF	255 FF	255 FF	-0.2	0.00		Vp-p
-		relative characteristics 3 Sub contrast control	- 26,28,	-	-	-	-	-	-	-	-	-	-	-	-	-	16 FF	255 C8	255 C8	255 C8	0	0 00	8 0 0 08	255 FF	255 FF	255 FF	255 FF				
+	VSC1	characteristics 1 (MAX) Sub contrast control	30	b	b	b	а	b	а	а	а	а	а	b	5	2	255 FF	200 C8	200 C8	200 C8	0	0	8 0 0 08	255 FF		255 FF	255 FF	3.3	4	4.7	Vp-p
15	∆VSC1	relative characteristics 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	255	200	200	200	0	0	8 0 0	255	255	255	255	0.8	1.0	1.2	-
16	VSC2	Sub contrast control characteristics 2 (TYP)	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	5	2	FF 255	80 128	80 128	80 128	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	2.3	2.8	3.3	Vp-p
17	∆VSC2	Sub contrast control relative characteristics 2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	FF 255	80 128	80 128	80 128	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	0.8	1.0	1.2	-
18	VSC3	Sub contrast control characteristics 3 (MIN)	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	5	2	FF 255	10 16	10 16	10 16	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	0.2	0.5	0.8	Vp-p
19	∆vsc3	Sub contrast control relative characteristics 3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	FF 255	10 16	10 16	10 16	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	-0.2	0	0.2	Vp-p
20	ABL1	ABL control characteristics 1	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	4	2	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	3.4	4.2	5.0	Vp-p
21	<b>∆</b> ABL1	ABL control relative characteristics 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	0.8	1.0	1.2	-
22	ABL2	ABL control characteristics 2	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	2	2	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	1.5	2.0	2.5	Vp-p
23	∆ABL2	ABL control relative characteristics 2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	FF 255	FF 255	FF 255	FF 255	00	00	08 8 0 0	FF 255	FF	_	FF 255	0.8	1.0	1.2	-
24	ABL3	ABL control	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	0	2	FF	FF	FF	FF	00	00	08	FF	FF	FF	FF	-0.3	0	0.3	Vp-p
25 /	∆ ABL3	characteristics 3 ABL control relative	-	-	-		-	-	-	-	-	-	-	-	-	-	255 FF	255 FF	255 FF	255 FF	0	0 00	8 0 0 08	255 FF	255 FF	255 FF	255 FF	-0.2	0	0.2	Vp-p
26	VB1	characteristics 3 Brightness control	26,28,	b	а	а	а	а	а	а	а	а	а	b	5	4	255 FF	255 FF	255 FF	255 FF	00	0 00	8 0 0 08	255 FF	255 FF	255 FF	255 FF	3.4	3.8	4.2	VDC
+	<b>Δ</b> VB1	characteristics 1 Brightness control	30	H	-		Ĥ	_			H	_	_				255 FF	255 FF	255 FF	255 FF	0	0 00	8 0 0 08	255 FF	FF		255 FF	-0.3	0.0	0.3	v
-	VB2	relative characteristics 1 Brightness control	26,28,	b							a			b	5	2	255 FF	255 FF	255 FF	255 FF	0	0 00	8 0 0 08	255 FF	255 FF		255 FF	1.6	1.9	2.2	VDC
28		characteristics 2 Brightness control	30	U	а	а	а	а	а	а	a	а	а	υ	Э	2	255 FF	255 FF	255 FF	255 FF	0	0	8 0 0 08	255 FF	255 FF		255 FF				
+	<b>∆</b> VB2	relative characteristics 2 Brightness control	- 26,28,	-	-	-	-	-	-	-	-	-	-	-	-	-	255 FF	255 FF	255 FF	255 FF	0	0	8 0 0 08	255 FF		255	255 FF	-0.3	0	0.3	V
30	VB3	characteristics 3 Brightness control	20,20, 30	b	а	а	а	а	а	а	а	а	а	b	5	0.5	255 FF	255 FF	255 FF	255 FF	00	00	8 0 0 08	255 FF		255 FF	255 FF	0.3	0.5	0.7	VDC
31	<b>∆</b> VB3	relative characteristics 3	-	-	-	·	-	-	-	-	-	-	-	-	-	-	255	255	255	255	0	0	8 0 0	255	255	255	255	-0.3	0	0.3	V
32	Tr	Pulse characteristics 1 (4Vp-p)	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	5	2	C8 200	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	255	255	FF 255	-	2.2 2.7	3.0 3.5	nS
33	∆⊤r	Relative pulse characteristics 1 (4Vp-p)	-	•	•	•	-	-	-	-	-	-	-	-	-	-	C8 200	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255		255	FF 255	-0.8	0	0.8	nS
34	Tf	Pulse characteristics 2 (4Vp-p)	26,28, 30	b	b	b	а	b	а	а	а	а	а	b	5	2	C8 200	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255		FF 255	•	2.2 2.7	3.0 3.5	nS
35	∆⊤f	Relative pulse characteristics 2 (4Vp-p)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	C8 200	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255		FF 255	-0.8	0	0.8	nS
36	VthCP	Clamp pulse threshold voltage	26,28, 30	b	а	а	а	а	а	а	а	а	а	b	5	2	FF 255	FF 255	FF 255	FF 255	00	00	08 8 0 0	FF 255	FF			0.7	1.5	2.3	VDC
37	WCP	Clamp pulse minimum width	26,28, 30	b	а	а	а	а	а	а	а	а	а	b	5	2	FF 255	FF 255	FF 255	255 FF	00	00	08 8 0 0	255 255	FF	FF 255	FF	0.2	-	-	uS


\*) No. 32&34 Pulse characteristics 1&2 (4Vp-p) top : M61311SP under : M61316SP



_									loout	+				_	CTL	Val						Bug	CTL (H)						Limite	_	
N	0		Test	3	2	4	5	7	Inpu 12	13	14	15	17	18	31	32	00H	01H	02H	03H	04H	05H	06H	07H	08H	09H	0AH		Limits	s	1.114
No.	Symbol	parameter	point	12V	R	G	SonG	в	OSD	OSD	OSD	OSD	RET	СР	ABL	BRT	Main	Sub R	Sub G	Sub B	OSD	ReBLK	Sharp SonG VDET	D/A	D/A	D/A	D/A	MIN	TYP	MAX	Unit
			00.00	Vcc	IN	IN	IN	IN	BLK	R IN	G IN	B IN	BLK	IN	(V)	(∨)	cont	cont	cont	cont	Adj	Adj	ness SW SW	OUT1	_				$\square$		$\square$
38	OTr	OSD pulse characteristics 1	26,28, 30	b	а	а	а	а	а	b	b	b	а	b	5	2	FF 255	FF 255	FF 255	FF 255	6F 111	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	-	2	5	nS
39	OTf	OSD pulse	26,28,	b	_	~	0	0	а	b	b	b	а	b	5	2	FF	FF	FF	FF	6F	00	08	FF	FF	FF	FF		4	7	nS
39	011	characteristics 2	30	D	а	а	а	а	а	b	a	D	а	D	э	2	255	255	255	255	111	0	8 0 0	255	255	255	255	-	4	1	15
40	Oadj1	OSD adjust control characteristics 1 (MAX)	26,28, 30	b	а	а	а	а	b	b	b	b	а	b	5	2	FF 255	FF 255	FF 255	FF 255	7F 127	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	3.3	4.0	4.9	Vp-p
	<b>1</b> 0	OSD adjust control															FF	FF	FF	FF	7F	00	08	FF	FF	FF	FF				$\vdash$
41	<b>∆</b> Oadj1	relative characteristics 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	255	255	255	255		0	8 0 0	255	255		255	0.8	1.0	1.2	-
42	Oadj2	OSD adjust control characteristics 2 (TYP)	26,28, 30	b	а	а	а	а	b	b	b	b	а	b	5	2	FF	FF	FF	FF	40	00	08	FF	FF		FF	1.2	1.8	2.4	Vp-p
-		OSD adjust control	50														255 FF	255 FF	255 FF	255 FF	64 40	0 00	8 0 0 08	255 FF	255 FF	255 FF	255 FF		┝──┦		$\vdash$
43	<b>∆</b> Oadj2	relative characteristics 2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	255	255	255	255	64	0	8 0 0	255	255		255	0.8	1.0	1.2	-
44	Oadj3	OSD adjust control	26,28, 30	b	а	а	а	а	b	b	b	b	а	b	5	2	FF	FF	FF	FF	00	00	08	FF	FF	FF	FF	-0.5	-0.1	0.3	Vp-p
		characteristics 3 (MIN) OSD adjust control	30	_			_			_		_	_	_			255 FF	255 FF	255 FF	255 FF	0 00	0 00	8 0 0 08	255 FF	255 FF	255 FF	255 FF		$\vdash$		$\square$
45	<b>∆</b> Oadj3	relative characteristics 3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	255	255	255	255	0	0	8 0 0	255	255		255	-0.2	0	0.2	-
46	VthOSD	OSD input	26,28,	b	а	а	а	а	а	b	b	b	а	b	5	2	FF	FF	FF	FF	00	00	08	FF	FF	FF	FF	1.7	2.5	3.3	VDC
_		threshold voltage Black level difference	30 26,28,														255 FF	255 FF	255 FF	255 FF	0 00	0 00	8 0 0 08	255 FF	255 FF	255 FF	255 FF				
47	OBLK	in OSD BLK on/off	26,26, 30	b	а	а	а	а	b	а	а	а	а	b	5	2	гг 255	255	255	255	00	00	8 0 0	255	255	255	255	-0.5	-0.1	0.3	VDC
48	∆oblk	Relative OBLK	26,28,	b	а	а	а	а	b	а	а	а	а	b	5	2	FF	FF	FF	FF	00	00	08	FF	FF	FF	FF	-0.2	0	0.2	
	-		30	-	-	-	-		-		-	-	-	-	-	_	255	255	255	255	0	0	8 0 0	255	255	255	255	•	L_	•	$\square$
1																															
50	VthBLK	OSD BLK input	26,28,	b	b	b	а	b	b	а	а	а	а	b	5	2	FF	FF	FF	FF	00	00	08	FF	FF	FF	FF	1.7	2.5	3.3	VDC
00	, and end	threshold voltage	30	Ŭ	Ŭ	Ň	ŭ	2	~	ŭ	ŭ	ŭ	ŭ		Ŭ	-	255	255	255	255	0	0	8 0 0	255	255		255		2.0	0.0	150
51	HBLK1	Retrace BLK characteristics 1	26,28, 30	b	а	а	а	а	а	а	а	а	b	b	5	2	FF 255	FF 255	FF 255	FF 255	00 0	0F 15	08 8 0 0	FF 255	FF 255		FF 255	1.6	1.9	2.2	VDC
52	HBLK2	Retrace BLK	26,28,	b	a	~	0	0	а	0	~	0	b	b	5	2	FF	FF	FF	FF	00	08	08	FF	FF	FF	FF	1.0	1.3	16	VDC
52	IDLK2	characteristics 2	30	D	а	а	а	а	а	а	а	а	D	D	э	2	255	255	255	255	_	8	8 0 0	255	255		255	1.0	1.3	1.6	VDC
53	HBLK3	Retrace BLK characteristics 3	26,28, 30	b	а	а	а	а	а	а	а	а	b	b	5	2	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	0.3	0.6	0.9	VDC
5.4		Retrace BLK input	26,28,					-	-	-	-		6	<b>b</b>	-	0	FF	FF	FF	FF	00	00	08	FF	FF	FF	FF	0.7	4.5	0.0	
54	VthHBLK	threshold voltage	30	b	а	а	а	а	а	а	а	а	b	b	5	2	255	255	255	255	0	0	8 0 0	255	255		255	0.7	1.5	2.3	VDC
55	SS-NV	SOG input maximum noise voltage	9	b	а	а	b	а	а	а	а	а	а	b	5	2	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255	FF 255	FF 255	-	-	0.02	Vp-p
50		SOG minimum input													-	0	FF	Z55 FF	Z55 FF	Z55 FF	00	00	08	FF	Z55 FF	FF	Z55 FF				
56	SS-SV	voltage	9	b	а	а	b	а	а	а	а	а	а	b	5	2	255	255	255	255	0	0	8 0 0	255	255	255	255	0.2	·	-	Vp-p
57	VSH	Sync output high level	9	b	а	а	b	а	а	а	а	а	а	b	5	2	FF	FF	FF	FF	00	00	08	FF	FF	FF	FF	4.5	4.9	5.0	VDC
															_	_	255 FF	255 FF	255 FF	255 FF	0 00	0 00	8 0 0 08	255 FF	255 FF		255 FF				
58	VSL	Sync output low level	9	b	а	а	b	а	а	а	а	а	а	b	5	2	255	255	255	255	0	0	8 0 0	255	255		255	0	0.4	0.7	VDC
59	TDS-F	Sync output delay time 1	9	b	а	а	b	а	а	а	а	а	а	b	5	2	FF	FF	FF	FF	00	00	08	FF	FF	FF	FF	10	30	65	nS
																	255 FF	255 FF	255 FF	255 FF	0 00	0	8 0 0 08	255 FF	255 FF	255 FF	255 FF		$\vdash$		$\vdash$
60	TDS-R	Sync output delay time 2	9	b	а	а	b	а	а	а	а	а	а	b	5	2	255	255	255	255		0	8 0 0	255		255	255	10	30	65	nS
61	VD-NV	V-DET input maximum	10	b	b	b	а	b	а	а	а	а	а	b	5	2	FF	FF	FF	FF		00	08	FF	FF	FF	FF	-	-	0.05	Vp-p
_		noise voltage V-DET minimum input				_									_		255 FF	255 FF	255 FF	255 FF	0 00	0 00	8 0 0 08	255 FF	255 FF		255 FF				
62	VD-SV	voltage	10	b	b	b	а	b	а	а	а	а	а	b	5	2	гг 255	255	255	255	00	00	8 0 0	гг 255			гг 255	0.2	L -	-	Vp-p
63	VVDH	V-DET output high level	10	b	b	b	а	b	а	а	а	а	а	b	5	2	FF	FF	FF	FF	00	00	08	FF	FF	FF	FF	3.8	4.2	5.0	VDC
			-			Ľ,	-	~			_	_	_		_		255 FF	255 FF	255 FF	255 FF	0 00	0 00	8 0 0 08	255 FF	255 FF		255 FF				μ
64	VVDL	V-DET output low level	10	b	b	b	а	b	а	а	а	а	а	b	5	2	FF 255	FF 255	FF 255	FF 255		00	8 0 0	FF 255			FF 255	0	0.7	1.1	VDC
65	TDV-F	V-DET output delay time 1	10	b	b	b	а	b	а	а	а	а	а	b	5	2	FF	FF	FF	FF	00	00	08	FF	FF	FF	FF	10	23	50	nS
				Ľ	Ľ	Ľ	4	2	a	a	a	u	a		Ľ		255	255	255	255	0	0	8 0 0	255			255	.0		50	
66	TDV-R	V-DET output delay time 2	10	b	b	b	а	b	а	а	а	а	а	b	5	2	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	FF 255	FF 255		FF 255	1	13	40	nS
67	VDH	D/A output	21,22,	b	a	а	а	а	а	а	а	а	а	b	5	2	FF	FF	FF	FF	00	00	08	FF	_	FF	FF	4.7	5.2	5.7	VDC
07	vЪп	maximum voltage	23,24	5	a	a	a	a	a	a	a	a	a	5	5	2	255	255	255	255	0	0	8 0 0	255	_	255	255	·+./	J.2	5.7	VDC
68	VDL	D/A output minimum voltage	21,22, 23,24	b	а	а	а	а	а	а	а	а	а	b	5	2	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	00 0	00 0	00 0	00 0	0	0	0.5	VDC
60	14.4	-	21,22,	L.	_			~				_		h.	-	2	FF	FF	FF	FF	00	00	08	00	00		00	0.44	$\vdash$		
69	IA+1	D/A OUT input current 1	23,24	b	а	а	а	а	а	а	а	а	а	b	5	2	255	255	255	255	0	0	8 0 0	0	0	0	0	0.18	Ľ		mA
70	IA+2	D/A OUT input current 2	21,22, 23,24	b	а	а	а	а	а	а	а	а	а	b	5	2	FF 255	FF 255	FF 255	FF 255	00 0	00 0	08 8 0 0	00 0	00 0	00 0	00 0	0.18	-	-	mA
	1.4		21,22,					_			_	_	_		-	_	255 FF	Z55 FF	Z55 FF	Z55 FF	00	00	8 0 0	FF	0 FF		FF		$\vdash$	<u> </u>	
71	IA-	D/A OUT output current	23,24	b	а	а	а	а	а	а	а	а	а	b	5	2	255	255	255	255	0	0	8 0 0	255	255	255	255	·	Ľ	0.4	mA
72	DNL	D/A nonlinearity	21,22, 23,24	b	а	а	а	а	а	а	а	а	а	b	5	2	FF	FF	FF	FF	00	00	08	Vari able		Vari able	Vari able	-1.0	-	1.0	LSB
		•	23,24														255	255	255	255	0	0	8 0 0	able	aule	abie	able				



- Note1) Measuring conditions are as listed in supplementary Table. Measured with a current meter at test point IE
- Note2) Measuring conditions are as listed in supplementary Table. Measured with a current meter at test point I/
- Note3) Measuring conditions are as listed in supplementary Table. Measured with a current meter at test point IE
- Note4) It makes the amplitude of SG1 1.4p-p. Measure the DC voltage of the white level of the waveform output. The measured value is called Vomax.



- Note5) Increase the input signal(SG1) amplitude gradually, starting from 0.7Vp-p. Measure the amplitude of the input signal when the output signal starts becoming distorted.
- Note6) Input SG1, and measure the amplitude output at OUT(26,28,30). The amplitude is called VOUT(26,28,30) Maximum gain GV is calculated by the equation below: GV = 20 LOG (VOUT / 0.7) (dB)
- Note7) Relative maximum gain  $\triangle GV$  is calculated by the equation below:  $\triangle GV = VOUT(26) / VOUT(28)$ , VOUT(28) / VOUT(30), VOUT(30) / VOUT(26)
- Note8) Input SG1, and measure the amplitude output at OUT(26,28,30). The amplitude is called VOUT(26,28,30) The measured value is called VC1.
- Note9) Relative characteristics  $\triangle$ VC1 is calculated by the equation below:  $\triangle$ VC1 = VOUT(26) / VOUT(28) , VOUT(28) / VOUT(30) , VOUT(30) / VOUT(26)
- Note10) Measuring condition and procedure are the same as described in Note8.
- Note11) Measuring condition and procedure are the same as described in Note9.
- Note12) Measuring condition and procedure are the same as described in Note8.
- Note13) Relative characteristics  $\triangle VC3$  is calculated by the equation below:  $\triangle VC3 = VOUT(26) - VOUT(28) , VOUT(28) - VOUT(30) , VOUT(30) - VOUT(26)$
- NOte14) Input SG1, and measure the amplitude output at OUT(26,28,30). The amplitude is called VOUT(26,28,30) The measured value is called VSC1.
- Note15) Relative characteristics  $\Delta$ VSC1 is calculated by the equation below:  $\Delta$ VSC1 = VOUT(26) / VOUT(28) , VOUT(28) / VOUT(30) , VOUT(30) / VOUT(26)
- Note16) Measuring condition and procedure are the same as described in Note14.
- Note17) Measuring condition and procedure are the same as described in Note15.
- Note18) Measuring condition and procedure are the same as described in Note14.
- Note19) Relative characteristics  $\triangle$ VSC3 is calculated by the equation below:  $\triangle$ VSC3 = VOUT(26) - VOUT(28) , VOUT(28) - VOUT(30) , VOUT(30) - VOUT(26)



### I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

Note20) Measure the amplitude output at OUT(26,28,30). The amplitude is called VOUT(26,28,30). The measured value is ABL1.

Note21) Relative characteristics  $\triangle ABL1$  is calculated by the equation below:  $\triangle ABL1 = VOUT(26) / VOUT(28) , VOUT(28) / VOUT(30) , VOUT(30) / VOUT(26)$ 


- Note22) Measuring condition and procedure are the same as described in Note20.
- Note23) Measuring condition and procedure are the same as described in Note21.
- Note24) Measuring condition and procedure are the same as described in Note20.
- Note25) Relative characteristics  $\triangle ABL3$  is calculated by the equation below:  $\triangle ABL3 = VOUT(26) - VOUT(28)$ , VOUT(28) - VOUT(30), VOUT(30) - VOUT(26)
- Note26) Measure the DC voltage at OUT(26,28,30). The amplitude is called VOUT(26,28,30). The measured value is called VB1.
- Note27) Relative characteristics  $\triangle$ VB1 is calculated by the equation below:  $\triangle$ VB1 = VOUT(26) - VOUT(28) , VOUT(28) - VOUT(30) , VOUT(30) - VOUT(26)
- Note28) Measuring condition and procedure are the same as described in Note26.
- Note29) Measuring condition and procedure are the same as described in Note27.
- Note30) Measuring condition and procedure are the same as described in Note26.
- Note31) Measuring condition and procedure are the same as described in Note27.
- Note32) Measure the time needed for the input pulse to rise from 10% to 90% (Tr1) and for the output pulse to rise from 10% to 90% (Tr2) with an active probe. Pulse characteristics Tr is calculated by the equations below:

$$Tr = \sqrt{(Tr2)^2 - (Tr1)^2} (nS)$$

- Note33) Relative characteristics  $\Delta Tr$  is calculated by the equation below:  $\Delta Tr = Tr(26) - Tr(28)$ , Tr(28) - Tr(30), Tr(30) - Tr(26)
- Note34) Measure the time needed for the input pulse to fall from 90% to 10% (Tf1) and for the output pulse to fall from 90% to 10% (Tf2) with an active probe. Pulse characteristics Tf is calculated by the equations below:

$$Tf = \sqrt{(Tf2)^2 - (Tf1)^2}$$
 (nS)

Note35) Relative characteristics  $\Delta Tf$  is calculated by the equation below:  $\Delta Tf = Tf(26) - Tf(28)$ , Tf(28) - Tf(30), Tf(30) - Tf(26)







- Note36) Decrease the SG5 input level gradually from 5.0Vp-p, monitoring the waveform output. Measure the top level of input pulse when the output pedestal voltage turn decrease with unstable. And increase the SG5 input level gradually from 0Vp-p. Measure the top level of input pulse when the output pedestal voltage turn increase with stable (a point of 2.0V). The measured value is called VthCP.
- Note37) Decrease the SG5 pulse width gradually from 0.5uS, monitoring the output. Measure the SG5 pulse width when the output pedestal voltage turn decrease with unstable. And increase the SG5 pulse width gradual from 0uS. Measure the SG5 pulse width when the output pedestal voltage turn increase with stable (a po of 2.0V). The measured value is called WCP.
- Note38) Measure the time needed for the output pulse to rise from 10% to 90% (OTr) with an active probe.
- Note39) Measure the time needed for the output pulse to fall from 90% to 10% (OTf) with an active probe.
- Note40) Measure the amplitude output at OUT(26,28,30). The amplitude is called VOUT(26,28,30). The measured value is called Oadj1.
- Note41) Relative characteristics △Oadj1 is calculated by the equation below: △Oadj1 = VOUT(26) / VOUT(28) , VOUT(28) / VOUT(30) , VOUT(30) / VOUT(26)
- Note42) Measuring condition and procedure are the same as described in Note40.
- Note43) Measuring condition and procedure are the same as described in Note41.
- Note44) Measuring condition and procedure are the same as described in Note40.
- Note45) Relative characteristics △Oadj3 is calculated by the equation below: △Oadj3 = VOUT(26) - VOUT(28) , VOUT(28) - VOUT(30) , VOUT(30) - VOUT(26)
- Note46) Decrease the SG6 input level gradually from 5.0Vp-p, monitoring the output. Measure the top level of SG when the output is disappeared. And increase the SG6 input level gradually from 0Vp-p. Measure the top level of SG6 when the output is appeared. The measured value is called VthOSD.
- Note47) Calculating the black level voltage minus the output voltage of high section of SG6 it makes VOUT(26,28,30). The calculated value is called OBLK.
- Note48) Relative characteristics △OBLK is calculated by the equation below: △OBLK = VOUT(26) - VOUT(28) , VOUT(28) - VOUT(30) , VOUT(30) - VOUT(26)
- Note50) Confirm that output signal is being blanked by the SG6 at the time. Decrease the SG6 input level gradually from 5.0Vp-p, monitoring the output. Measure the top level of SG when the blanking period is disappeared. And increase the SG6 input level gradually from 0Vp-p. Measure the top level of SG6 when the blanking period is appeared. The measured value is called VthBLK.
- Note51) Measure the bottom voltage at amplitude of OUT(26,28,30). The measured value is called HBLK1.
- Note52) Measuring condition and procedure are the same as described in Note51.
- Note53) Measuring condition and procedure are the same as described in Note51.
- Note54) Decrease the SG7 input level gradually from 5.0Vp-p, monitoring the output. Measure the top level of SG when the output is disappeared. And increase the SG7 input level gradually from 0Vp-p. Measure the top level of SG7 when the output is appeared. The measured value is called VthHBLK.



- Note55) When SG4 is all black (no video), the sync's amplitude of SG4 gradually from 0Vp-p to 0.02Vp-p. No pulse output permitted.
- Note56) When SG4 is all white or all black, the sync's amplitude of SG4 gradually from 0.2Vp-p to 0.3Vp-p. Positive pulse has occurred to Sync Sepa OUT.
- Note57) Measure the high voltage at Sync Sepa OUT. The measured value is treated as VSH.
- Note58) Measure the low voltage at Sync Sepa OUT. The measured value is treated as VSL.
- Note59) Sync Sepa OUT becomes high with sink part of SG4. Measure the time needed for the front edge of SG4 Sync to fall from 50% and for SyncOUT to rise from 50% with an active probe. The measured value is called TDS-F.
- Note60) Sync Sepa OUT becomes high with sink part of SG4. Measure the time needed for the rear edge of SG4 Sync to rise from 50% and for SyncOUT to fall from 50% with an active probe. The measured value is called TDS-R.




- Note61) Increase the SG1 input level gradually from 0Vp-p to 0.05Vp-p. No pulse Video Det OUT permitted.
- Note62) Decrease the SG1 input level gradually from 0.2p-p to 0.3Vp-p. Positive pulse has occurred to Video Det OUT
- Note63) Measure the high voltage at Video Det OUT. The measured value is treated as VVDH.
- Note64) Measure the low voltage at Video Det OUT. The measured value is treated as VVDL.
- Note65) Video Det OUT becomes high with signal part of SG1. Measure the time needed for the SG1 to fall from 50% and for Video Det OUT to fall from 50% with an ac probe. The measured value is called TDV-F.
- Note66) Video Det OUT becomes high with signal part of SG1. Measure the time needed for the SG1 to rise from 50% and for Video Det OUT to rise from 50% with an  $\varepsilon$  probe. The measured value is called TDV-R.





## I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

- Note68) Measure the DC voltage at D/A OUT. The measured value is called VDL.
- Note69) Measure the input current that flows into D/A OUT through 1Kohm by 2VDC.
- Note70) Measure the input current that flows into D/A OUT through 1Kohm by 0.5VDC.
- Note71) Measure the output current that flows out of D/A OUT through 1Kohm by 4.2VDC.




Note72) The difference of differential non-linearity of D/A OUT must be less than ±1.0LSB.



**MITSUBISHI ICs (MONITOR)** 


# M61311SP/M61316SP





### I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

# **TEST CIRCUIT**





# I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY


### TERMINAL DESCRIPTION

No.	Name	DC Voltage(V)	Peripheral Circuit of pins	Remark
2 4 7	R IN G IN B IN	3.5	CP 0.02mAQ 2.25V 777 777 777 777 777 777 777 777 777 7	Clamp to about 3.5V due to clamp pulse from Pin18. Input at low impedance.
3	VCC 1 (12V)	12		Connect to the power supply that stabilized.
5	SonG IN	When open 2.3	5 2.28V 0.13mA 2.4V	SYNC ON VIDEO input pin. Sync is negative. Input signal at Pin5, compare with the reference voltage of internal circuit in order to separate Sync signal from Sync on Green signal. Input at low impedance. Do not input the signal without the Sync. When it does not use this function, connect to capacitor between GND, turn on Sync Sepa SW by IIC BUS.
1 6 8 16 27	GND GND 1 GND 2 GND 3 GND 4	GND		Connect to GND.
9	Sync Sepa OUT	-	1K 5V 1K 9 9	Sync Sepa output pin. When the rise time of the signal is sped up, connect about 2.3 Kohm between 5V power supply. When it does not use, do openly. So as not to flow into Pin9 8mA over, resistance value does not make to 2.3Kohm or under. Output is a positive.
10	Video Det OUT	-		Pin10 needs to connect the 50Kohm between 5V power supply. When it does not use this function, turn off Video Det SW by IIC BUS.
11	VCC (5V)	5		Connect to the power supply that stabilized.



**MITSUBISHI ICs (MONITOR)** 

# M61311SP/M61316SP






No.	Name	DC Voltage(V)	Peripheral Circuit of pins	Remark
20	SCL	-		SCL of IIC BUS. (Serial clock line) Tth = 2.3V
21 22 23 24	D/A OUT 1 D/A OUT 2 D/A OUT 3 D/A OUT 4			D/A output pin. Output voltage ranges is 0V to 5V. Input current is below 0.18mA. Output current is below 0.4mA.
26 28 30	B OUT G OUT R OUT	Variable		This terminal needs to connect the 1 to 3Kohm resister between GND. This resistance value may be changed, to improve the video output characteristics.
27	GND 4			Connect to GND.
29	VCC 2 (12V)	12		It is the power supply of emitter follower of RGB output exclusive use.
31	ABL IN	When open 2.5V	5K 5K 2K 2K 2.5K 9K 31 16.25K 0.4mA 7/7	ABL (Automatic beam limitter) input pin. Input voltage in the ranges of 0V to 5V. Output amplitude MAX with 5V. Output amplitude MIN with 0V. When it does not use this function, connect to 5V.
32	BRIGHT	-	To other channel 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	It is recommended that the IC is used between pedestal voltage 2V to 3V.
25	NC	-		Connect to GND.



### I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

# ELECTRICAL CHARACTERISTICS (Reference data)





### I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

## APPLICATION METHOD FOR M61311SP/M61316SP

### ABOUT CLAMP PULSE INPUT

Clamp pulse needs to be always inputted. Clamp pulse width is recommended : 15KHz at 1.0 uS over 30KHz at 0.5 uS over 64KHz at 0.3 uS over

The clamp pulse circuit in ordinary set is a long round about way, and beside high voltage, sometimes connect to external terminal, it is very easy affected by large surge. Therfore, the fig. shown right is recommended.

# 

### NOTICE OF APPLICATION

Make the nearest distanse between output and pull down resister. Recommend this resister is 1to 3 Kohm. Power dissipation in 3Kohm is smaller than 1Kohm.

Recommend pedestal voltage of IC output signal is 2V.

As for the low level of the pulse input of OSD BLK, OSD, Clamp Pulse, Retrace BLK etc., avoid cons the GND level or under.

PIN31 connect to the voltage that stabilized, and pay attention as surge etc. does not flow into.


VCC(12V,5V) connects to the power supply that stabilized, and bypass-capacitor connects near the term When capacitor is connected to Pin29, it sometimes oscillates. Do not connect capacitor to Pin29.

Connect to bypass-capacitance of the DC line near the terminal.

Connect to the NC Pin to GND.

The time(t) is from fall of 9bit of SCL to rise of Acknowledge.


About the fowarding of IIC BUS, the time(t) changes with the resistance that connected outside. The next SCL does not overlap into this time(t).





I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

### **APPLICATION EXAMPLE**




"Purchase of Mitsubishi electric corporation's IIC components conveys a license under the Philips IIC Patent Rights to use these components in an IIC system, provided that the system conforms the IIC Standard Specification as defined by PI



I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

## DETAILED DIAGRAM OF PACKAGE OUTLINE





### I<sup>2</sup>C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY

Keep safety first in your circuit designs!

•Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

•These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

•Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

•All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

•When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

•Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

•The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

•If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

•Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

